

EL054831664

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

\* \* \* \* \*

Field Effect Transistors, Integrated Circuitry,  
Methods Of Forming Field Effect Transistor Gates,  
And Methods Of Forming Integrated Circuitry

\* \* \* \* \*

INVENTOR

Charles H. Dennison

ATTORNEY'S DOCKET NO. MI22-927



**Field Effect Transistors, Integrated Circuitry, Methods Of Forming  
Field Effect Transistor Gates, And Methods Of Forming Integrated  
Circuitry**

## TECHNICAL FIELD

This invention relates to field effect transistors, to integrated circuitry, to methods of forming field effect transistor gates, and to methods of forming integrated circuitry.

## BACKGROUND OF THE INVENTION

One aspect of semiconductor wafer processing includes making buried contacts to field effect transistor gate lines. A conventional gate line typically comprises a gate dielectric layer and a conductively doped polysilicon layer (typically n+ doped) and an overlying silicide layer (i.e.,  $\text{WSi}_x$ ). These gates are typically fabricated by deposition or provision of these three layers over a semiconductor substrate, followed by collectively patterning these layers with photoresist to form the desired gate outlines. An insulative capping material might also be provided over the silicide layer prior to patterning to form the conductive portions of the gate line. Transistor gates might also be fabricated using damascene methods, and also above or below a thin film semiconductor layer such as in fabrication of semiconductor-on-insulator circuitry which might be top or bottom gated.



1 A thick insulating layer, such as borophosphosilicate glass, is  
2 typically provided over the resultant transistor and provided with an  
3 upper planar surface. Contact openings can then be etched through the  
4 insulating layer to the outer conductive portion of the transistor gates,  
5 as well as to other substrate areas. The openings are filled with  
6 conductive plugging material. Metal or conductively doped  
7 semiconductive material, such as polysilicon, are example materials.

8 In certain applications, it may be desirable that the conductive  
9 plugging material be a semiconductive material having opposite type  
10 conductivity enhancing dopant impurity as compared to the conductivity  
11 type impurity within the semiconductive material of the gate. For  
12 example where the gate is heavily doped to achieve conductivity with  
13 n-type material, in some applications it might be desirable to provide  
14 a conductively doped contact plug to that gate with p-type material.  
15 Unfortunately, the different dopants types can easily cross-diffuse relative  
16 to one another through the silicide which can lead to no conductive  
17 connection. One prior art solution to avoiding this diffusion is to  
18 initially line the contact opening with a very thin layer of an electrically  
19 conductive diffusion barrier material, such as TiN. Subsequently, the  
20 remaining portion of the opening is filled with conductively doped  
21 polysilicon to provide the desired electrical connection with the transistor  
22 gate.



## BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic sectional view of a semiconductor wafer fragment at one processing step in accordance with the invention.

Fig. 2 is a view of the Fig. 1 wafer at a processing step subsequent to that shown by Fig. 1.

Fig. 3 is a view of the Fig. 1 wafer at a processing step subsequent to that shown by Fig. 2.

Fig. 4 is a view of the Fig. 1 wafer at a processing step subsequent to that depicted by Fig. 3.

Fig. 5 is a diagrammatic sectional view of an alternate embodiment semiconductor wafer fragment to that depicted by Fig. 4.

Fig. 6 is a diagrammatic sectional view of another alternate embodiment semiconductor wafer fragment in accordance with the invention.

## SUMMARY OF INVENTION

The invention includes field effect transistors, integrated circuitry, methods of forming field effect transistor gates, and methods of forming integrated circuitry. In one implementation, a field effect transistor includes a pair of source/drain regions having a channel region positioned therebetween. A gate is positioned operatively proximate the



1 channel region, and includes conductively doped semiconductive material,  
2 a silicide layer and a conductive diffusion barrier layer.

3 In another implementation, integrated circuitry comprises a field  
4 effect transistor having a gate, a gate dielectric layer, source/drain  
5 regions and a channel region. The gate comprises semiconductive  
6 material conductively doped with a conductivity enhancing impurity of  
7 a first type and a conductive diffusion barrier layer. Insulative material  
8 is provided proximate the gate, and includes semiconductive material  
9 therein which is in electrical connection with the gate. Such  
10 semiconductive material is conductively doped with a conductivity  
11 enhancing impurity of a second type. The conductive diffusion barrier  
12 layer of the gate is provided between the gate semiconductive material  
13 and the semiconductive material provided within the insulative material.

14 A method of forming a field effect transistor gate includes  
15 forming a layer of conductively doped semiconductive material over a  
16 substrate, forming a layer of a conductive silicide over the substrate,  
17 and forming a conductive diffusion barrier layer over the substrate.  
18 Portions of the semiconductive material layer, the silicide layer and the  
19 conductive diffusion barrier layer are removed to form a transistor gate  
20 comprising the semiconductive material, the conductive silicide and the  
21 conductive diffusion barrier layer.

22 Other aspects are disclosed and claimed.  
23  
24



## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

The discussion initially proceeds with reference to a preferred embodiment of Figs. 1-4. Referring to Fig. 1, a semiconductor wafer fragment 10 in one embodiment comprises a bulk monocrystalline silicon substrate 12. A gate dielectric layer 14 (i.e., thermally grown silicon dioxide having a thickness of from 50 to 90 Angstroms) is formed over substrate 12. A layer 16 of conductively doped semiconductive material is formed over substrate 12 and gate dielectric layer 14, such as by chemical vapor deposition of polysilicon wherein the dopant is provided *in situ*. An example dopant is any suitable n-type dopant deposited to an example concentration of at least  $5 \times 10^{20}$  atoms/cm<sup>3</sup>. A layer 18 of a conductive silicide is formed over the substrate and doped semiconductive material layer 16. Example preferred materials are refractory metal silicides, such as  $WSi_x$  and  $TiSi_x$ . Such can be formed by chemical vapor deposition, refractory metal layer deposition followed by a silicidation anneal, or other manner. A preferred thickness for layer 18 is from 800 to 1400 Angstroms.

A conductive diffusion barrier layer 20 is formed over the substrate and, in this example, over silicide layer 18. Example materials include titanium compounds and tungsten compounds. Preferred example materials are  $TiN$ ,  $TiO_xN_y$ ,  $W_xN_y$  and  $TiW_xN_y$ , for example deposited



1 by chemical vapor deposition to a thickness of from 100 to 300  
2 Angstroms. Accordingly in this embodiment, the conductive diffusion  
3 barrier layer is provided over both silicide layer 18 and doped  
4 semiconductive material layer 16, and in contact with silicide layer 18.  
5 Further, conductive diffusion barrier layer 20 is not in contact with  
6 semiconductive material layer 16.

7 An insulative capping layer 22 is preferably formed over the  
8 conductive gate materials, with an example being  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$   
9 deposited to a thickness of from 1,500 to 2,500 Angstroms. A masking  
10 layer, such as deposited photoresist, is formed over the underlying layers  
11 and selectively exposed to light and developed, forming a photoresist  
12 mask 24 in the shape of a desired transistor gate line.

13 Referring to Fig. 2, portions of semiconductive material layer 16,  
14 silicide layer 18, conductive diffusion barrier layer 20 and insulating  
15 layer 22 have been removed to form a transistor gate 26 comprising the  
16 above-described conductive materials. Such removal is preferably by  
17 etching away unmasked portions by conventional etching techniques,  
18 thereby forming a transistor gate initially beneath masking layer 24.  
19 Such is shown as having been removed in Fig. 2. Gate 26 defines or  
20 is positioned over and operatively proximate a channel region 28, here  
21 formed within bulk semiconductor substrate 12.

22 Referring to Fig. 3, lightly doped drain regions 30 are formed  
23 within bulk substrate 12 laterally outward of gate 26, followed by  
24 deposition and anisotropic etching of an insulative material to form



1 spacers 32. A pair of source/drain regions are formed within  
2 substrate 12, with channel region 28 accordingly being positioned  
3 therebetween.

4 Referring to Fig. 4, an insulative layer 36 is formed over the  
5 substrate, with an example being borophosphosilicate glass (BPSG)  
6 deposited to a thickness of 10,000 Angstroms. Such provides but one  
7 example of providing insulative material which is received proximate  
8 gate 26. Layer 36 is preferably planarized, as shown. An opening 38  
9 is formed into insulative layer 36, and all the way to a conductive  
10 portion of gate 26, as shown. Semiconductive material conductively  
11 doped with a conductivity enhancing impurity opposite in type to that  
12 used to dope material 16 is formed within the opening. A preferred  
13 technique is chemical vapor deposition with *in situ* doping, followed by  
14 planarization such as chemical-mechanical polishing to produce the  
15 illustrated plug 40 of semiconductive material within opening 38. Such  
16 provides but one example of providing conductively doped semiconductive  
17 material within electrically insulative material 36, which is proximate  
18 gate 36, and in electrical connection with gate 36. Conductive diffusion  
19 barrier layer 20 of gate 26 is accordingly received between or  
20 intermediate semiconductive material 16 of gate 26 and semiconductive  
21 material 40 within opening 38. Fig. 4 illustrates plugging material 40  
22 as comprising p+ doped material, with the semiconductive polysilicon  
23 material of layer 16 being n+ doped. Such could of course be  
24 reversed. Alternately, the conductivity types could be the same.



1 Further considered, silicide layer 18 might not be included in certain  
2 aspects of the invention, which is intended only to be limited by the  
3 accompanying claims appropriately interpreted in accordance with the  
4 Doctrine of Equivalents. Where a silicide layer is utilized, preferably  
5 the silicide layer and conductive diffusion barrier layer comprise a  
6 common metal. For example where the silicide is  $WSi_x$ , a preferred  
7 barrier layer material is one or more of  $W_xN_y$  and  $TiW_xN_y$ . Where  
8 the silicide layer is  $TiSi_x$ , a preferred barrier layer material is one or  
9 more of  $TiN$ ,  $TiO_xN_y$ , and  $TiW_xN_y$ . The barrier layer and silicide  
10 layer are preferably deposited in the same chamber.

11 The above-described first embodiment provides a construction  
12 whereby semiconductive material 40 within insulating material 36 contacts  
13 conductive diffusion barrier layer 20 of gate 26, but not silicide  
14 layer 18. Further, conductive diffusion barrier layer 20 is in contact  
15 with silicide layer 18 and not semiconductive material layer 16. Yet,  
16 conductive diffusion barrier layer 20 is received over both silicide  
17 layer 18 and semiconductive material layer 16. Fig. 5 illustrates but  
18 one embodiment alternate to that of Fig. 4. Like numerals from the  
19 first-described embodiment are utilized where appropriate, with  
20 differences being indicated by the suffix "a" or with different numerals.  
21 Here, conductive diffusion barrier layer 20a is provided immediately over  
22 and in contact with semiconductive material 16, and silicide layer 18a  
23 is provided immediately over barrier layer 20a. Accordingly, conductive  
24 diffusion barrier layer 20a is in contact with both semiconductive



1 material 16 and silicide layer 18a. Further, silicide layer 18a is  
2 received over conductive diffusion barrier layer 20a. Further,  
3 semiconductive material 40 within insulative material 36 does not contact  
4 conductive diffusion barrier layer 20a of gate 26a, but does contact  
5 silicide layer 18a. In both above-described embodiments, opening 38  
6 within insulating material 36 is most preferably substantially or  
7 essentially void of any conductive diffusion barrier layer material, thus  
8 potentially simplifying processing for example over that disclosed above  
9 as prior art.

10 The above-described embodiments depict exemplary implementations  
11 associated with bulk substrate processing. Processing is also  
12 contemplated in accordance with the invention with  
13 semiconductor-on-insulator layers or other layers, and with the gates and  
14 contact plugging semiconductive material being received variously or  
15 beneath such semiconductor-on-insulator layers.

16 Fig. 6 illustrates a further exemplary implementation of the  
17 invention. A semiconductor wafer fragment 60 comprises a bulk  
18 monocrystalline silicon substrate 62 having shallow trench oxide isolation  
19 regions 64 formed therein. An n+ diffusion region 66 and a p+  
20 diffusion region 68 are formed intermediate pairs of isolation regions 64,  
21 as shown. A gate construction 70, such as a gate 26 in the  
22 above-described first embodiment, is shown provided over the far-right  
23 illustrated isolation region 64. A planarized insulating layer 72 is  
24 formed over the substrate, and includes a plurality of contact



1 openings 74, 76, and 78 formed therein to diffusion region 66, diffusion  
2 region 68, and gate 70, respectively. Opening 74 is plugged with n+  
3 conductively doped semiconductive material 80 for making electrical  
4 connection with n+ diffusion region 66. Openings 76 and 78 are  
5 plugged with p+ conductively doped semiconductive material 82.

6 In compliance with the statute, the invention has been described  
7 in language more or less specific as to structural and methodical  
8 features. It is to be understood, however, that the invention is not  
9 limited to the specific features shown and described, since the means  
10 herein disclosed comprise preferred forms of putting the invention into  
11 effect. The invention is, therefore, claimed in any of its forms or  
12 modifications within the proper scope of the appended claims  
13 appropriately interpreted in accordance with the doctrine of equivalents.  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24